


VK-RZ/A1H Development Board V3.0 User manual



Rev. 3.0, Sep.18.2015
Copyright(c) Vekatech Ltd, All right reserved

INTRODUCTION

VK-RZ/A1 is a development board which uses MCU R7S721000VCBG from Renesas Electronics. This powerful MCU is actually LSI, single-chip microcontroller that includes an ARM Cortex™-A9 processor along with the integrated peripheral functions required to configure a system. The core includes:

- 32-KB L1 instruction cache
- 32-KB L1 data cache
- 128-KB L2 cache.

Integrated various on-chip peripheral functions and interfaces such as:

- 10-MB large-capacity RAM (128 KB are shared by the data-retention RAM)
- data-retention RAM
- multi-function timer pulse unit 2, OS timer, realtime clock
- motor control PWM timer
- UART, UART with FIFO, I2C, SPI, SPI multi I/O bus controller, CAN, LIN
- serial sound interface, sound generator, CD-ROM decoder
- A/D converter, SCUX
- media local bus, SD host interface, MMC host interface
- NAND flash memory controller
- IEBus™ controller, Renesas SPDIF interface
- Ethernet controller, EthernetAVB
- USB 2.0 host/function
- digital video decoder, video display controller 5
- dynamic range compression, image renderer, image renderer for display
- display out comparison unit
- Renesas graphics processor for OpenVG™
- JPEG codec unit, capture engine unit, pixel format converter
- interrupt controller modules, general I/O ports

The kit supports:

- CAN
- Ethernet
- LVDS Port (optional)
- up to 128 MB SDRAM
- up to 640 MB SPI Flash
- I²C RTC, I²C Crypto Auth. (optional)
- Mini SD card connector
- Composite video connector (optional)
- USB ↔ UART converter
- 2 USB communication channels

All this along with the DC/DC power supply on board and connected to pin headers unused pins of R5F10KBC & R7S721000VCBG allow you to build a diversity of powerful applications to be used in a wide range of embedded tasks.

BOARD FEATURES:

- MCU: RL78/G1C - (R5F10KBC)
- LSI: RZ/A1H - (R7S721000VCBG)
- USB Mini B device connector (RL78/G1C)
- 2xUSB Standard A host connectors (RZ/A1H)
- Micro SD card connector (RZ/A1H)
- Composite video connector (RZ/A1H)
- LVDS Port connector (RZ/A1H)
- CAN connectors (NXP TJA1040) - (RZ/A1H)
- RJ-45 ethernet connector 10/100Mb MAC (PHY SMSC LAN8710A) - (RZ/A1H)
- SDRAM 32 MB (CS2, 64MB per chip select) - (RZ/A1H)
- 4 bit SPI Flash (2x16 Mbits Spansion S25FL128S) - (RZ/A1H)
- I²C RTC with battery holder (ST M41T82) - (RZ/A1H)
- I²C Crypto Authentication (Atmel ATSHA204) - (RZ/A1H)
- 20 pins Debug/programming connector (JTAG)
- 5 pin Debug/programming Emulator connector (Renesas E1)
- Power connector for DC/DC (In: 5V → Out: 3V3 & 1V18)
- FR-4, 2.0 mm, Orange/Blue/Red solder mask, component print
- Dimensions: 105.0mm x 74.0mm

ELECTROSTATIC WARNING

The VK-RZ/A1H - R7S721000VCBG board is shipped in protective anti-static packaging. The board must not be subject to high electrostatic potentials. General practice for working with static sensitive devices should be applied when working with this board.


PROCESSOR FEATURES

The VK-RZ/A1H board use MCU R7S721000VCBG from RENESAS ELECTRONICS with these features:

- Power supply voltage: VDD = 3.0 to 3.6 V
- Operating ambient temperature: TA = -40 to +85°C
- Max. CPU clock (I ϕ) = 400 MHz)

For more information please visit www.renesas.eu

BLOCK DIAGRAM



EXTERNAL SDRAM BASE ADDRESSES

SDRAM CS2: ORIGIN = 0x08000000, LENGTH = 64MB
 SDRAM CS3: ORIGIN = 0x0C000000, LENGTH = 64MB
 SDRAM CS2 mirror: ORIGIN = 0x48000000, LENGTH = 64MB
 SDRAM CS3 mirror: ORIGIN = 0x4C000000, LENGTH = 64MB

⚠ SDRAM is accessed with 16bit data width

⚠ A14 & A15 are used for bank switching

SCHEMATICS

Please refer to CD for high quality pictures.

POWER SUPPLY CIRCUIT:

VK-RZ/A1H is powered by (5) VDC applied at the power jack.

VK-RZ/A1H could also be powered by USB Mini B connector.

The consumption of VK-RZ/A1H may vary and the maximum is (@3.3V) 450mA.

CLOCK CIRCUITS:

Quartz Generator 13.3333 MHz is connected to **EXTAL**, pin# **AA14**.

Quartz crystal 32.768KHz is connected to **RTC_X1/RTC_X2**, pins# **AA7/Y7**.

Quartz crystal 4.0000MHz is connected to **RTC_X3/RTC_X4**, pins# **V10/V11**.

Quartz crystal 48.0000MHz is connected to **USB_X1/USB_X2**, pins# **AA13/Y13**.

Quartz crystal 27.0000MHz is connected to **VIDEO_X1/VIDEO_X2**, pins# **W21/V20**.

Quartz crystal 22.5792MHz is connected to **AUDIO_X1/AUDIO_X2**, pins# **V21/U20**.





Quartz crystal 25.0000MHz is connected to Ethernet Phy - **SMSC LAN8710A** – (XTAL1/XTAL2 pins# 5/4).

Quartz crystal 32.768KHz is connected to RTC – **M41T82 (XI/XO)**, pins# 1/2).

PUSH BUTTONS

Button#	Function	Signal Name	Pin#
SW1	RESET	RESET	U9

JUMPERS CONFIGURATION (Connected Disconnected)

-  **MD_BOOT0** input is connected to '1' (3V3), so only **Boot Mode 3/4/5** are available !
-  **MD_BOOT1** input is connected to **JP1** and **MD_BOOT2** to **JP2**.
-  **MD_CLK** input is connected to '0' (GND), so the LSI is clocked from **EXTAL**.
-  **BSCANP** input connected to '0' (GND), so the LSI is in normal debug interface mode (i.e. JTAG is connected to **CoreSight debug TAP controller**).

BOOT configuration:

BOOT mode#	JP1,	JP2	Description
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Boot from SPI multi I/O ch0: [P9_2 - P9_5]
4	<input type="checkbox"/>	<input checked="" type="checkbox"/>	Boot from SD card ch0: [P4_10 - P4_15]
5	<input type="checkbox"/>	<input type="checkbox"/>	Boot from MMC card ch0: [P5_10 - P5_15]

Clock settings:

CLK mode#	JP3	Description
MD_CLKS	<input checked="" type="checkbox"/>	SSCG circuit OFF
MD_CLKS	<input type="checkbox"/>	SSCG circuit ON

CAN Termination:

CAN mode#	JP4	Description
0	<input checked="" type="checkbox"/>	CAN line is terminated
1	<input type="checkbox"/>	CAN line isn't terminated

EXTERNAL CONNECTORS DESCRIPTION

PWR J1			
Pin#	Signal Name	Pin#	Signal Name
1	+5V	2,3	GND



The power input should be +(5VDC)

E1 Emulator 5pin connector

E1 J17	
Pin#	Signal Name
1	+5V
2	TOOL
3	RESET
4	TRESET
5	GND

JTAG 20pin connector


JTAG J15			
Pin#	Signal Name	Pin#	Signal Name
1	+3V3	2	+3V3
3	TRST	4	GND
5	TDI/JPO_0	6	GND
7	TMS	8	GND
9	TCK	10	GND
11	-	12	GND
13	TDO/JPO_1	14	GND
15	SRST	16	GND
17	-	18	GND
19	-	20	GND

CAN 3pin connector


CAN J7	
Pin#	Signal Name
1	CAN_L
2	GND
3	CAN_H

CTX1 is connected to **P5_10** pin# **A7** of **R7S721000VCBG**.

CRX1 is connected to **P5_9** pin# **B7** of **R7S721000VCBG**.

 Termination Jumper **JP4**.

Ethernet connector RJ45 type: J2

 Transformer and integrated LEDS are connected to PHY interface **LAN8710A**.

 Respective signals from PHY are connected to MII interface of **R7S721000VCBG**.

USB devices

USB mini B J3			
Pin#	Signal Name	Pin#	Signal Name
1	V_USB1	3	D+
2	D-	5	GND

 Pin#4 ID is disconnected.

V_USB1 Output USB device power.

D- is connected to **UDM0**, pin#**23** of **R5F10KBC**.

D+ is connected to **UDP0**, pin#**24** of **R5F10KBC**.

USB standard A J6 (lower)				USB standard A J6(upper)			
Pin#	Signal Name	Pin#	Signal Name	Pin#	Signal Name	Pin#	Signal Name
1	+5V	3	D+	5	+5V	7	D+
2	D-	4	GND	6	D-	8	GND

 Both USB are configured as hosts !

lower D- is connected to **DM1**, pin#**AA9** of **R7S721000VCBG**

lower D+ is connected to **DP1**, pin#**Y9** of **R7S721000VCBG**.

upper D- is connected to **DM0**, pin#**AA11** of **R7S721000VCBG**.

upper D+ is connected to **DP0**, pin#**Y11** of **R7S721000VCBG**.

Micro SD card slot:

Micro SD J4			
Pin#	Signal Name	MCU PIN#	MCU PORT
1	DAT2	F18	P4_15/SD_D2_0
2	CD/DAT3	F17	P4_14/SD_D3_0
3	CMD	G20	P4_13/SD_CMD_0
4	VDD	-	-
5	CLK	H21	P4_12/SD_CLK_0
6	GND	-	-
7	DAT0	G18	P4_11/SD_D0_0

8	DAT1	H20	P4_10/SD_D1_0
9	S1	-	-
10	G1	-	-
11	S2	J21	P4_8/SD_CD_0
12	G2	-	-

Composite video

Composite video J16			
Pin#	Signal Name	Pin#	Signal Name
1	VIN1A	2	GND

LVDS port connector: J8

LVDS port J8			
Pin#	Signal Name	MCU PIN#	MCU PORT
1	ML_LANE_0_+	B9	P5_6/TXOUT0P
2	GND	-	-
3	ML_LANE_0_-	A9	P5_7/TXOUT0M
4	ML_LANE_1_+	D10	P5_4/TXOUT1P
5	GND	-	-
6	ML_LANE_1_-	D9	P5_5/TXOUT1M
7	ML_LANE_2_+	B10	P5_2/TXOUT2P
8	GND	-	-
9	ML_LANE_2_-	A10	P5_3/TXOUT2M
10	AUX_CH_+	B11	P5_0/TXCLKOUTP
11	GND	-	-
12	AUX_CH_-	A11	P5_1/TXCLKOUTM
13	-	-	-
14	-	-	-
15	I2C_SCL_3	E13	P1_6/I2C_SCL_3
16	GND	-	-
17	I2C_SDA_3	D13	P1_7/I2C_SDA_3
18	LVDS_HPD	K1	P7_8/IRQ1
19	GND	-	-
20	+3V3	-	-

! The signals, that are coming out from the connector, **ARE NOT DISPLAY PORT SIGNALS**, regardless of the fact that the connector is the same as Display port.

CONFIGURABLE REROUTING

There are function and features that can be enabled or disabled by manually soldering or desoldering components, (mostly resistors). Every component, specified with attribute **DNP** is missing by default. If user wants to enable given purpose, related designator should be soldered and sometimes some other components must be desoldered.

Optionals: solder at your own risk, double check & comply with the schematic !			
Designator#	Sheet	Purpose	Dependence
R2	Jumper & Pull-Ups	clock the PHY from P5_9	Remove R3 or R179
R6	LAN	Some Oscillator need it	-
R114	LVDS	Lane 0 impedance match	-
R115	LVDS	Lane 1 impedance match	-
R116	LVDS	Lane 2 impedance match	-
R117	LVDS	Lane aux impedance match	-
R124	LVDS	10k Pull-down CONFIG1	-
R125	LVDS	10k Pull-down CONFIG2	-
R126	LVDS	Access LCD EEPROM from I ² C0	Remove R122
R127	LVDS	Access LCD EEPROM from I ² C0	Remove R120
R131	Jumper & Pull-Ups	Drive LD1 from P1_5	Remove R132
R133	Jumper & Pull-Ups	Drive LD1 from P8_10	Remove R132
R145	MCU Control	clock LSI from USB_X1	Remove R152
R147	MCU Control	Set debug mode to boundary scan	Remove R153
R171	USB-Serial	Bypass level shifter	Remove U20
R176	USB-Serial	Access RL78 EEPROM from I ² C3	Remove R174
R177	USB-Serial	Access RL78 EEPROM from I ² C3	Remove R175
R194	CAN	Put can transceiver in silent mode	Remove R193
R198	RTC & Crypto	Access RTC & Crypto from I ² C3	Remove R201
R200	RTC & Crypto	Access RTC & Crypto from I ² C3	Remove R199
R210	Memory	Invert SD Card detect signal logic	-
U8	MCU Decoupling	If External Reff. Voltage needed	-

UNUSED PIN HEADERS

PORT extension

J5 (RL78/G1C)			
Pin#	Signal Name	Pin#	Signal Name
1	P16/TI01/TO01/INTP5	2	P31/TI03/TO03/INTP4/PCLBUZ0
3	P17/TI02/TO02	4	P24/ANI4
5	P30/INTP3/SCK00/SCL00 (/TI03/TO03/PCLBUZ0)	6	P23/ANI3
7	P70/PCLBUZ1	8	P22/ANI2
9	P21/ANI1/AV _{REFM}	10	P20/ANI0/AV _{REFP}
11	P01/ANI16/TO00/INTP9 (/SCK01/SCL01/(SCLA0))	12	P00/ANI17/TI00/INTP8/SI01 (/SDA01/(SDAA0))
13	P62	14	P120/ANI19/SO01/(PCLBUZ1)
15	P60/SCLA0	16	P61/SDAA0
17	P122/X2/EXCLK	18	P137/INTP0
19	P121/X1	20	GND

LCD extension

J9 (RZ/A1H)			
Pin#	Signal Name	Pin#	Signal Name
1	P1_1/RIIC0SDA	2	P3_0/LCD0_CLK
3	P1_0/RIIC0SCL	4	P3_1/LCD0_TCON0 (DE)
5	P3_9/LCD0_DATA1 (B2)	6	P3_8/LCD0_DATA0 (B1)
7	P3_13/LCD0_DATA5 (G0)	8	P3_12/LCD0_DATA4 (B5)
9	P4_2/LCD0_DATA10 (G5)	10	P3_14/LCD0_DATA6 (G1)
11	P3_11/LCD0_DATA3 (B4)	12	P4_1/LCD0_DATA9 (G4)
13	P4_5/LCD0_DATA13 (R3)	14	P4_4/LCD0_DATA12 (R2)
15	P4_7/LCD0_DATA15 (R5)	16	P4_6/LCD0_DATA14 (R4)
17	P4_0/LCD0_DATA8 (G3)	18	P3_10/LCD0_DATA2 (B3)
19	P3_15/LCD0_DATA7 (G2)	20	P4_3/LCD0_DATA11 (R1)

J10 (RZ/A1H)			
Pin#	Signal Name	Pin#	Signal Name
1	+5V	2	GND
3	P1_4/RIIC2SCL	4	+3V3
5	P1_2/RIIC1SCL	6	P1_3/RIIC1SDA
7	P1_5/RIIC2SDA	8	P1_6/RIIC3SCL
9	P3_2/LCD0_TCON1 (Hsync) <small>on/off</small>	10	P1_7/RIIC3SDA
11	P7_8/IRQ1	12	P3_7/LCD0_TCON6 (Vsync) (BKL_EN)
13	P5_0/TXCLKOUTP	14	P5_1/TXCLKOUTM
15	P5_2/TXOUT2P	16	P5_3/TXOUT2M
17	P5_4/TXOUT1P	18	P5_5/TXOUT1M
19	P5_6/TXOUT0P	20	P5_7/TXOUT0M

SDRAM extension

J11 (RZ/A1H)			
Pin#	Signal Name	Pin#	Signal Name
1	P8_1/A9	2	P8_0/A8
3	P8_3/A11	4	P8_2/A10
5	P8_5/A13	6	P8_4/A12
7	P8_7/A15	8	P8_6/A14
9	P7_11/A3	10	P7_14/A6
11	P7_9/A1	12	P7_12/A4
13	P7_7/WE1/DQMLU	14	P7_10/A2
15	P7_5/RD/WR	16	P7_6/WE0/DQMLL
17	P7_3/CAS	18	P7_4/CKE
19	P7_1/CS3	20	P7_2/RAS

J12 (RZ/A1H)			
Pin#	Signal Name	Pin#	Signal Name
1	P6_1/D1	2	P6_0/D0
3	P6_3/D3	4	P6_2/D2
5	P6_5/D5	6	P6_4/D4
7	P6_7/D7	8	P6_6/D6
9	P6_9/D9	10	P6_8/D8
11	P6_11/D11	12	P6_10/D10
13	P6_13/D13	14	P6_12/D12
15	P6_15/D15	16	P6_14/D14
17	P7_13/A5	18	P5_8/CS2
19	P7_15/A7	20	n.c










PORT extension

J13 (RZ/A1H)			
Pin#	Signal Name	Pin#	Signal Name
1	+5V	2	+1V18
3	+3V3	4	GND
5	n.c	6	n.c
7	n.c	8	n.c
9	P1_9/AN1	10	n.c
11	n.c	12	P1_8/ANO
13	P1_12/AN4	14	n.c
15	P1_15/AN7	16	P1_10/AN2
17	P5_10/CAN1TX	18	P1_11/AN3
19	P5_9/CAN1RX	20	P1_13/AN5

J14 (RZ/A1H)			
Pin#	Signal Name	Pin#	Signal Name
1	n.c	2	Battery
3	n.c	4	n.c
5	P8_10	6	P8_8/TxD3
7	P8_11	8	P8_9/RxD3
9	P8_13	10	P8_12
11	P8_15	12	P8_14
13	P9_1	14	P9_0
15	n.c	16	+1V18
17	RESET	18	+3V3
19	GND	20	+5V

AVAILABLE DEMO SOFTWARE:

- 1 FREERTOS(TM) DEMO PROJECT PORTED FOR IAR AND BUILT FOR VK-RZ/A1H development board.
- 2 CycloneTCP PROJECT PORTED FOR IAR AND BUILT FOR VK-RZ/A1H development board.
- 3 u-boot, Linux PORTED FOR GCC AND BUILT FOR VK-RZ/A1H development board.
- 4 Express_Logic_Embedded_GUI demo.
- 5 IS2S MicroEJ demos.
- 6 Microsoft Micro .net framework
- 7 Micro .net framework PORTED FOR VK-RZ/A1H development board.



Title		root
Size	Number	Rev
A3	VK-RZ/A1H V3.0	
Date	Drawn by	
Filename	Sheet 1 of 11	

A

B

C

D

U1:A

-SCL0/LCD_VSYNC B17
 -SDA0/LCD_HSYNC D15
 -P1_2/SCL1/IRQ0 E14
 -P1_3/SDA1/IRQ0 D14
 -P1_4/RHC2SCL A17
 -P1_5/RHC2SDA B16
 -I2C_SCL_3 E13
 -I2C_SDA_3 D13
 -P1_8_AN0 Y16
 -P1_9/AN1 V15
 -P1_10/AN2 V16
 -P1_11/AN3 V17
 -P1_12/AN4 Y18
 -P1_13_AN5 AA19
 -P1COL Y19
 -P1_15 AA20

 -P1TXCLK J18
 -P1TXER H18
 -P1TXEN F20
 -P1CRS E18
 -P1TXD0 E20
 -P1TXD1 E21
 -P1TXD2 D20
 -P1TXD3 D21
 -P1RXD0 C21
 -P1RXD1 B21
 -P1RXD2 C20
 -P1RXD3 A19
 -P2_12/SPBIO01_0 D16
 -P2_13/SPBIO11_0 B18
 -P2_14/SPBIO21_0 A18
 -P2_15/SPBIO31_0

 -LCD_CLK AA6
 -LCD_DE V8
 -P3_2_LCD_ON_OFF AA5
 -P1MDIO U8
 -P1RXCLK Y5
 -P1RXER V7
 -P1RXDV V6
 -LCD_BKL_EN AA4
 -LCD_B1 U21
 -LCD_B2 T20
 -LCD_B3 M17
 -LCD_B4 M18
 -LCD_B5 P21
 -LCD_G0 N20
 -LCD_G1 N21
 -LCD_G2 L17

 -LCD_G3 L18
 -LCD_G4 M21
 -LCD_G5 M20
 -LCD_R1 K18
 -LCD_R2 L21
 -LCD_R3 L20
 -LCD_R4 K21
 -LCD_R5 K20
 -SD_CD_0 J20
 -SD_WP_0 H20
 -SD_D1_0 G18
 -SD_D0_0 H21
 -SD_CLK_0 G20
 -SD_CMD_0 F17
 -SD_D3_0 F18
 -SD_D2_0

R7S721000VCBG

P1_0/I2C_SCL0/VSYNCO
 P1_1/I2C_SDA0/HSYNCO
 P1_2/I2C_SCL1/IRQ0
 P1_3/I2C_SDA1/IRQ1
 P1_4/CRx1
 P1_5/IRQ5
 P1_6/I2C_SCL_3
 P1_7/I2C_SDA_3
 P1_8/AN0/IRQ2/DREQ0
 P1_9/AN1/IRQ3
 P1_10/AN2/IRQ4/TCLKB
 P1_11/AN3/IRQ5/TCLKD
 P1_12/AN4/DV0_VSYNC
 P1_13/AN5/DV0_HSYNC
 P1_14/COL
 P1_15

 P2_0/TXCLK/MLB_CLK
 P2_1/TXER/MLB_DAT
 P2_2/TXEN/MLB_SIG
 P2_3/CRS
 P2_4/TxD[0]
 P2_5/TxD[1]
 P2_6/TxD[2]
 P2_7/TxD[3]
 P2_8/RxD[0]
 P2_9/RxD[1]
 P2_10/RxD[2]
 P2_11/RxD[3]
 P2_12/SPBIO01_0
 P2_13/SPBIO11_0
 P2_14/SPBIO21_0
 P2_15/SPBIO31_0

 P3_0/LCD0_CLK
 P3_1/LCD0_TCON0
 P3_2/LCD0_TCON1
 P3_3/MDIO
 P3_4/RXCLK
 P3_5/RXER
 P3_6/RXDV
 P3_7/LCD0_TCON6
 P3_8/LCD0_D0
 P3_9/LCD0_D1
 P3_10/LCD0_D2
 P3_11/LCD0_D3
 P3_12/LCD0_D4
 P3_13/LCD0_D5
 P3_14/LCD0_D6
 P3_15/LCD0_D7

 P4_0/LCD0_D8
 P4_1/LCD0_D9
 P4_2/LCD0_D10
 P4_3/LCD0_D11
 P4_4/LCD0_D12
 P4_5/LCD0_D13
 P4_6/LCD0_D14
 P4_7/LCD0_D15
 P4_8/SD_CD_0
 P4_9/SD_WP_0
 P4_10/SD_D1_0
 P4_11/SD_D0_0
 P4_12/SD_CLK_0
 P4_13/SD_CMD_0
 P4_14/SD_D3_0
 P4_15/SD_D2_0

P5_0/TXCLKOUTP B11
 P5_1/TXCLKOUTM A11
 P5_2/TXOUT2P A10
 P5_3/TXOUT2M D10
 P5_4/TXOUT1P D9
 P5_5/TXOUT1M B9
 P5_6/TXOUT1P A9
 P5_7/TXOUT1M A8
 P5_8/CS2 B7
 P5_9/MDC/CRx1 B7
 P5_10/CTx1 A7











 P6_0/D0 A4
 P6_1/D1 B4
 P6_2/D2 A3
 P6_3/D3 B3
 P6_4/D4 A2
 P6_5/D5 G4
 P6_6/D6 H4
 P6_7/D7 E2
 P6_8/D8 D1
 P6_9/D9 E1
 P6_10/D10 F2
 P6_11/D11 G2
 P6_12/D12 F1
 P6_13/D13 H2
 P6_14/D14 J4
 P6_15/D15 K5

 P7_0/MD_BOOT2 G1
 P7_1/CS3 K4
 P7_2/RAS/CRx2 H1
 P7_3/CAS/CTx2 J2
 P7_4/CKE L5
 P7_5/RD/WR L5
 P7_6/WE0/DQMLL K2
 P7_7/WE1/DQMLU L4
 P7_8/TIOC3A/IRQ1 L1
 P7_9/A1 L1
 P7_10/A2 M5
 P7_11/A3 M5
 P7_12/A4 M4
 P7_13/A5 M2
 P7_14/A6 M1
 P7_15/A7 N5


 P8_0/A8 N4
 P8_1/A9 N1
 P8_2/A10 P4
 P8_3/A11 P1
 P8_4/A12 P2
 P8_5/A13 P5
 P8_6/A14 R2
 P8_7/A15 R2
 P8_8/TXD3 T1
 P8_9/RXD3 T2
 P8_10/SPBIO20_1 R4
 P8_11/SPBIO30_1 U1
 P8_12/SPBCLK_1 U2
 P8_13/SPBSSL_1 V1
 P8_14/SPBIO00_1 V2
 P8_15/SPBIO10_1 W1

 P9_0/CTx0 Y4
 P9_1/CRx0 AA3
 P9_2/SPBCLK_0 E6
 P9_3/SPBSSL_0 D6
 P9_4/SPBIO00_0 A6
 P9_5/SPBIO10_0 B6
 P9_6/SPBIO20_0 D5
 P9_7/SPBIO30_0 A5


Title		MCU	
Size	Number	Rev	
A3	VK-RZ/A1H V3.0		
Date	Drawn by		
Filename	Sheet	2 of 11	



Title		xx
Size	Number	Rev
A3	VK-RZ/A1H V3.0	
Date	Drawn by	
Filename	Sheet 3 of 11	




Title			MCU Control		
Size	A3	Number	VK-RZ/A1H V3.0		Rev
Date		Drawn by			
Filename		Sheet		4 of 11	





Title			MCU Decoupling		
Size	Number		Rev		
A3	VK-RZ/A1H V3.0				
Date			Drawn by		
Filename			Sheet 5 of 11		

A B C D




Title		power
Size	Number	Rev
A4	VK-RZ/A1H V3.0	
Date		Drawn by
Filename		Sheet 6 of 11


A B C D



SD CARD Interface




Title		Memory	
Size	Number	Rev	
A2	VK-RZ/A1H V3.0		
Date	Drawn by		
Filename	Sheet 7 of 11		



- P1MDIO <-> P1MDIO
- P1MDC <-> P1MDC
- P1RXD3 <-> P1RXD3
- P1RXD2 <-> P1RXD2
- P1RXD1 <-> P1RXD1
- P1RXD0 <-> P1RXD0
- P1RXDV <-> P1RXDV
- P1RXCLK <-> P1RXCLK
- P1RXER <-> P1RXER
- P1TXCLK <-> P1TXCLK
- P1TXEN <-> P1TXEN
- P1TXD0 <-> P1TXD0
- P1TXD1 <-> P1TXD1
- P1TXD2 <-> P1TXD2
- P1TXD3 <-> P1TXD3
- P1COL <-> P1COL
- P1CRS <-> P1CRS
- RESET <-> RESET
- P1TXER <-> P1TXER
- LED1 <-> LED1


Title		LAN	
Size	A3	Number	VK-RZ/A1H V3.0
Date		Drawn by	
Filename	VK_RZ_A1H_v3.sch	Sheet	8 of 11



Title			Display
Size	Number	Rev	
A3	VK-RZ/A1H V3.0		
Date	Drawn by		
Filename	Sheet 10 of 11		

105.0

74.0



RENESAS RZ/A1H

VK-RZ/A1H V3.0
Design & Fab by VEKATECH


RENESAS RL78/G1C

Reset

+1.8V

+3.3V

+5VDC



RENESAS RZ/A1H


VK-RZ/A1H V3.0
Design & Fab by VEKATECH

RENESAS RL78/G1C

Reset +1.18V

+3.3V

+5VDC



FED6

[U3]

±0

FED4

FED5

U4

U7

U6

